UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/764,150	01/23/2004	Dennis E. Dudeck	1-4-32-5	8145

7590 08/12/2005

Ryan, Mason & Lewis, LLP
Suite 205
1300 Post Road
Fairfield, CT 06824

EXAMINER	
NGUYEN, TAN	
ART UNIT	**PAPER NUMBER**
2827	

DATE MAILED: 08/12/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary	Application No.	Applicant(s)
	10/764,150	DUDECK ET AL.
	Examiner	Art Unit
	Tan T. Nguyen	2827

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

1)☐ Responsive to communication(s) filed on _____.

2a)☐ This action is **FINAL**. 2b)☒ This action is non-final.

3)☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

4)☒ Claim(s) *1-26* is/are pending in the application.

4a) Of the above claim(s) _____ is/are withdrawn from consideration.

5)☐ Claim(s) _____ is/are allowed.

6)☒ Claim(s) *1-26* is/are rejected.

7)☐ Claim(s) _____ is/are objected to.

8)☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

9)☐ The specification is objected to by the Examiner.

10)☐ The drawing(s) filed on _____ is/are: a)☐ accepted or b)☐ objected to by the Examiner.

Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).

Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).

11)☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

12)☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).

a)☐ All b)☐ Some * c)☐ None of:

1.☐ Certified copies of the priority documents have been received.

2.☐ Certified copies of the priority documents have been received in Application No. _____.

3.☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

1) ☒ Notice of References Cited (PTO-892)
2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
3) ☒ Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date *1/04*.
4) ☐ Interview Summary (PTO-413) Paper No(s)/Mail Date. _____ .
5) ☐ Notice of Informal Patent Application (PTO-152)
6) ☐ Other: _____.

1. The Information Disclosure Statement submitted by Applicants on January 23, 2004 has been received and fully considered.

2. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

> A person shall be entitled to a patent unless –
>
> (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

3. Claims 1-3, 6-8, 11-13 and 22-24 are rejected under 35 U.S.C. 102(b) as being anticipated by Troutman (U.S. Patent No. 3,848,236).

Regarding claims 1, 6, 11 and 22, Troutman disclosed in Figure 1 a read only memory [11] (column 3, line 9) comprises a plurality of transistors [28, 29, 30, 31] (column 4, lines 8-11) (which are called address field effect transistors), a threshold circuit [13] (column 3, line 10-12) receiving information read out of the memory. Troutman disclosed in Figure 2 a read operation of the ROM [11], a plurality of precharge transistors [21-26] are turned on during the precharge interval by the [Φ_{1+2}] clock signal to precharge columns [15-20] to a true voltage level. Thereafter, during the evaluation interval, depending in the presence or absence of the address field effect transistors [28-31], the column [15-20] is conditionally discharged to a false or true level (column 4, lines 30-56).

Regarding claims 2, 7, 12 and 23, Troutman showed in Figure 2 that the precharge interval is terminated by the rising edge of the clock signal [Φ_{1+2}].

Regarding claims 3, 8, 13 and 24, Troutman showed in Figure 2 that the precharge interval lasts for approximately one-half of the read operation.

4. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

> (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

5. Claims 16-17 and 19-20 are rejected under 35 U.S.C. 103(a) as being unpatentable over Troutman in view of Furutani (U.S. Patent No. 5,673,231).

See description of Troutman in paragraph 3, supra. Troutman did not discuss the precharge power supply not connected in the standby mode.

Furutani disclosed in Figure 1 that a memory device having precharge potential supply interconnection [50, 150] coupled to the bit lines via transistors [31,23,24] and [32,26,27] during a precharge operation (column 8, lines 31-36). Furutani further disclosed in the Abstract that the connection between the defective bit lines and the precharge potential supply interconnections are cut off in the standby period.

It would have been obvious to person of ordinary skill in the art at the time the invention was made to modify the memory device and precharge method of Troutman by providing the precharge method of Furutani.

The rationale is as follows: A person of ordinary skill in the art would have been motivated to not connect the precharge power supply to the defective bit lines during the standby period to prevent generation of leakage current and thus suppressing increase in power consumption (Furutani's Abstract)

Regarding claims 17 and 20, Troutman showed in Figure 2 the precharge interval is terminated by the rising edge of the clock signal [Φ_{1+2}].

6. Claims 4-5, 9-10, 14-15 and 25-26 are rejected under 35 U.S.C. 103(a) as being unpatentable over Troutman in view of Mashiko et al. (U.S Patent No. 4,833,653).

See description of Troutman in paragraph 3, supra. Troutman did not discuss the precharge phase is internal timed out prior to a subsequent clock edge.

Regarding claims 4, 9, 14 and 25, Mashiko et al. disclosed in Figures 1-3 a memory device wherein when the external clock signal Ext.RAS falls, the internal signal [/RAS] also falls in response to the external clock signal ext.RAS, then the equalizing transistors [13A,13B,23A,23B' are turned off. As a result, precharging of the bit lines is completed (column 4, lines 12-24).

It would have been obvious to a person of ordinary skill in the art at the time the invention was made to modify the memory device of Troutman by providing the internal signal of Mashiko et al.

The rationale is as follows: A person of ordinary skill in the art would have been motivated to use the internal signal of Mashiko et al. to end the precharge cycle independently from the external clock signal.

Regarding claims 5, 10, 15 and 26, Troutman showed in Figure 2 the precharge interval is less than one-half of the read cycle.

7. Claims 18 and 21 are rejected under 35 U.S.C. 103(a) as being unpatentable over Troutman in view of Furutani as applied to claims 17 and 20 above, and further in view of Mashiko et al..

See description of Troutman in paragraph 3, and the description of Furutani in paragraph 5, supra. Troutman and Furutani did not discuss the precharge phase is internally timed out prior to a subsequent clock edge.

Regarding claims 18 and 21, Mashiko et al. disclosed in Figures 1-3 a memory device wherein when the external clock signal Ext.RAS falls, the internal signal [/RAS] also falls in response to the external clock signal ext.RAS, then the equalizing transistors [13A,13B,23A,23B' are turned off. As a result, precharging of the bit lines is completed (column 4, lines 12-24).

It would have been obvious to a person of ordinary skill in the art at the time the invention was made to modify the memory device of Troutman by providing the internal signal of Mashiko et al.

The rationale is as follows: A person of ordinary skill in the art would have been motivated to use the internal signal of Mashiko et al. to end the precharge cycle independently from the external clock signal.

8. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

Suzuki, Kanma et al. and Rogenmoser et al. are cited to show memory devices having read operation after the precharge operation. Miyazawa is cited to show memory device having bit lines precharged in first half cycle of each clock pulse, and during the second half cycle of each clock pulse, the memory read data. Nam et al. is cited to show memory device having defective bit line not precharged during standby period.

9. Applicant is advised to provide the serial numbers of the copending applications mentioned in page 1 of the specification

10. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Tan T. Nguyen whose telephone number is (571) 272-1789. The examiner can normally be reached on Monday to Friday from 07:00 AM to 03:00 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Hoai Ho, can be reached at (571) 272-1777. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Tan T. Nguyen
Primary Examiner
Art Unit 2827
August 10, 2005